



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/039,648	12/31/2001	Howard S. David	42390.P12981	9206
8791 7	590 09/16/2003			
BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD, SEVENTH FLOOR LOS ANGELES, CA 90025			EXAMINER	
			LI, ZHUO H	
			ART UNIT	PAPER NUMBER
			2186	L

Please find below and/or attached an Office communication concerning this application or proceeding.

			PRe
	Application No.	Applicant(s)	
	10/039,648	DAVID, HOWARD S.	
Office Action Summary	Examiner	Art Unit	
	Zhuo H Li	2186	
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	ith the correspondence address	s
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by state - Any reply received by the Office later than three months after the management of the patent term adjustment. See 37 CFR 1.704(b). Status	N. R 1.136(a). In no event, however, may a reply within the statutory minimum of thi riod will apply and will expire SIX (6) MOI atute, cause the application to become A	reply be timely filed rty (30) days will be considered timely. NTHS from the mailing date of this commun BANDONED (35 U.S.C. § 133).	nication.
1) Responsive to communication(s) filed on 3	<u>31 December 2001</u> .		
2a) ☐ This action is FINAL . 2b) ☑	This action is non-final.		
3) Since this application is in condition for all closed in accordance with the practice uno Disposition of Claims			erits is
4)⊠ Claim(s) <u>1-16</u> is/are pending in the applica	tion.		
4a) Of the above claim(s) is/are without			
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-16</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction an	d/or election requirement.		
Application Papers			
9)⊠ The specification is objected to by the Exam	niner.		
10) The drawing(s) filed on is/are: a) a	ccepted or b) objected to by	the Examiner.	
Applicant may not request that any objection to			
11)☐ The proposed drawing correction filed on		disapproved by the Examiner.	
If approved, corrected drawings are required in	, ,		
12) The oath or declaration is objected to by the	Examiner.		
Priority under 35 U.S.C. §§ 119 and 120			
13) Acknowledgment is made of a claim for fore	eign priority under 35 U.S.C.	§ 119(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:			
1. ☐ Certified copies of the priority docum			
2. Certified copies of the priority docum			
 3. Copies of the certified copies of the papplication from the International * See the attached detailed Office action for a 	Bureau (PCT Rule 17.2(a)).	_	e
14) Acknowledgment is made of a claim for dome	estic priority under 35 U.S.C.	. § 119(e) (to a provisional app	lication).
a) ☐ The translation of the foreign language 15)☐ Acknowledgment is made of a claim for dom			
Attachment(s)			
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(5) 🔲 Notice of	Summary (PTO-413) Paper No(s) Informal Patent Application (PTO-152	

Art Unit: 2186

DETAILED ACTION

Specification

1. The disclosure is objected to because of the following informalities:

Page 6 lines 4-5, "the DRAM is placed on a motherboard rather that on a memory module" should be -- the DRAM is placed on a motherboard rather than on a memory module--.

Appropriate correction is required.

Double Patenting

- 2. Claims 1-4, 7 and 10 of this application conflict with claims 1, 3-6 and 10 of Application No. 10/039,612. 37 CFR 1.78(b) provides that when two or more applications filed by the same applicant contain conflicting claims, elimination of such claims from all but one application may be required in the absence of good and sufficient reason for their retention during pendency in more than one application. Applicant is required to either cancel the conflicting claims from all but one application or maintain a clear line of demarcation between the applications. See MPEP § 822.
- 3. Claims 1, 7 and 10 of this application conflict with claims 1, 5 and 9 of Application No. 10/039,596. 37 CFR 1.78(b) provides that when two or more applications filed by the same applicant contain conflicting claims, elimination of such claims from all but one application may be required in the absence of good and sufficient reason for their retention during pendency in

Art Unit: 2186

more than one application. Applicant is required to either cancel the conflicting claims from all but one application or maintain a clear line of demarcation between the applications. See MPEP § 822.

4. Claims 1, 10 and 15 of this application conflict with claims 1, 10 and 16 of Application No. 10/039,597. 37 CFR 1.78(b) provides that when two or more applications filed by the same applicant contain conflicting claims, elimination of such claims from all but one application may be required in the absence of good and sufficient reason for their retention during pendency in more than one application. Applicant is required to either cancel the conflicting claims from all but one application or maintain a clear line of demarcation between the applications. See MPEP § 822.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1-9 and 15-16 are rejected under 35 U.S.C. 102(b) as being anticipated by Saulsbury et al. (US PAT. 6,128,702 hereinafter Saulsbury).

Regarding claim 1, Saulsbury discloses an apparatus (100, figure 1) comprising an array, i.e., primary data cache bank tag/flag storage, (148, figure 2) of tag address storage locations (col. 7 lines 42-61), and a command sequencer and serializer unit, i.e., primary data cache bank

Art Unit: 2186

logic, (150, figure 2) coupled to the array of tag address storage locations (figure 2), the command sequencer and serialize unit to control a data cache associated with a memory module, i.e., primary data cache bank N (122, figure 2).

Regarding claim 2, Saulsbury discloses the apparatus further comprising a plurality of arrays of tag address storage locations, each of the plurality of arrays of tag address storage locations corresponding to one of a plurality of memory modules, i.e., each tag identifies the row in the corresponding memory bank 118, (col. 7 lines 41-61).

Regarding claims 3-4, Saulsbury discloses each of the plurality of arrays of tag address storage locations organized into a plurality of ways and 4 ways (col. 3 lines 54-63).

Regarding claim 5, Saulsbury discloses the command sequencer and serializer unit, i.e., primary data cache bank logic, (150, figure 2) to control a data cache, i.e., primary data cache bank line storage (144, figure 2) associated with a memory module, i.e., memory bank (118, figure 2) by delivering commands over a plurality of command and address lines, i.e., cache line and control commands, (figure 2 and col. 9 line 54 through col. 10 line 40).

Regarding claim 6, Saulsbury discloses the apparatus wherein the plurality of command and address lines are part of a point-to-point interconnect (figure 2).

Regarding claim 7, Saulsbury discloses an apparatus (104, figure 2) comprising a memory device (118, figure 2) and a data cache, i.e., primary data cache storage (144, figure 2) couple to the memory device, i.e., couple together via the cache line bus 4096 (figure 2), the data cache controlled by commands delivered by a memory controller, i.e., data cache bank logic (150, figure 2) component over a memory bus, i.e., cache line 4096 bus and control bus, (figure

Art Unit: 2186

2), the memory controller component including an array of tag address storage locations, i.e., data cache bank address/tag comparison circuit, (154, figure 5).

Regarding claim 8, Saulsbury discloses the apparatus further comprising a command decoder and deserializer, i.e., decoder (124, figure 2), to receive command and address information from the memory controller component, i.e., data cache bank control state machine (152) send out the W/R control commands and address (A20-A9) information via the bus 12 to the decoder (124), the command decoder and deserializer unit providing control for the data cache, memory device (123, figure 2) provides requested address to the data cache storage (144).

Regarding claim 9, the limitations of the claim are rejected as the same reasons set forth in claims 3-5.

Regarding claim 15, Saulsbury discloses a method comprising receiving a read request at a primary data cache bank logic (150, figure 5) received a read request from CPU (102, figure 1) via the data address bus (110), data bus (108) and control bus (116). Performing a tag look-up within the memory controller via the primary data cache bank address/tag comparison circuit (154, figure 5), to determine whether there is a cache hit for the read request, and fetching a line of cache data from a data cache located on a memory module if the tag look-up indicates a cache hit (col. 9 line 54 through col. 10 line 40 and col. 11 lines 15-35).

Regarding claim 16, Saulsbury discloses the method further comprising loading a line of data from a memory device located on the memory module to the data cache if the tag look-up indicates a cache miss via the cache line bus (4096), and delivering the line of data to the memory controller (col. 11 line 59 through col. 12 line 2).

Application/Control Number: 10/039,648 Page 6

Art Unit: 2186

Claim Rejections - 35 USC § 103

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 10-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Westberg (US PAT. 5,361,391) in view of Saulsbury et al. (US PAT. 6,128,702 hereinafter Saulsbury).

Regarding claim 10, Westberg discloses a system (10, figure 1) comprising a processor (12, figure 1), a memory controller (14, figure 1) couple to the processor (col. 3 lines 35-48), the memory controller including an array of tag address storage locations (30a and 30b, figure 2, and col. 4 lines 34-46) and a command sequencer and serializer unit, i.e., cache control logic, couple to the array of the tag address storage locations (col. 4 lines 34-59), and a memory module (16, figure 2) couple to the memory controller via the address, data and control buses. Westberg differs from the claimed invention in not specifically teaches the memory module including a memory device, and a data cache coupled to the memory device, the data cache controlled by commands delivered by the memory controller. However, Saulsbury teaches the memory module, i.e., memory block (104, figure 2) including a memory device, i.e., memory bank (118, figure 2), and a data cache, i.e., primary data cache (122, figure 2), and the data cache is coupled to the memory device via the cache line bus 4096, the data cache controlled by commands delivered by the memory controller (col. 7 lines 21-61 and col. 9 line 54 through col. 10 line 40). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the memory module of Westberg in having a memory device, and

Art Unit: 2186

a data cache coupled to the memory device, the data cache controlled by commands delivered by the memory controller, as per teaching by the memory module of Saulsbury, because it reduces the miss rate and increase the access speed of in the memory operation.

Regarding claim 11, Westburg discloses a point-to-point interconnect to coupled the memory controller to the memory module (figure 2, and col. 3 line 55 through col. 4 line 10).

Regarding claim 12, Westburg discloses the memory controller further including a plurality of arrays of tag address storage locations (col. 4 lines 34-59).

Regarding claim 13, Saulsbury discloses the system further comprising a plurality of memory modules, i.e., memory block (104, figure 1), each of the plurality memory modules including at least one of a plurality of memory devices, i.e., main memory bank (118, figure 1) and one of a plurality of data caches, i.e., primary data cache (122, figure 1), each of the data caches controlled by commands delivered by the memory controller, i.e., CPU (102, figure 1).

Regarding claim 14, Saulsbury discloses the plurality of arrays of tag address storage locations and the plurality of data caches organized into four ways (col. 3 lines 54-63).

Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

McAllister et al. (US PAT. 6,463,506) discloses arrangement of data within cache lines so that tags first data received (abstract).

Art Unit: 2186

Wicki et al. (US PAT. 6,212,602) discloses cache memory system having a cache and a

cache tag, the cache tag cache is provided to store a subset of the most recently or frequently

used cache tags (col. 3 line 61 through col. 4 line 20).

10. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Zhuo H Li whose telephone number is 703-305-3846. The

examiner can normally be reached on Tue-Fri 9:00 a.m. to 6:30 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Matthew Kim can be reached on 703-305-3821. The fax phone number for the

organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is 703-305-3900.

Zhuo H. Li

September 5, 2003

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

Page 8